

A

A

B


B

C


C

D

D



LVDS LINE 交换	
芯片引脚	输出端
LVDS0	
LINE0	LINE3
LINE1	CLK
LINE2	LINE2
LINE3	LINE0
CLK	LINE1
LVDS1	
LINE0	LINE3
LINE1	CLK
LINE2	LINE2
LINE3	LINE0
CLK	LINE1



H133核心板实际此网络为5V

Title		
Size	Number	Revision
A4		
Date:	8/10/2026	Sheet of
File:	F:\2026\MIPI TO LVDS V1.2.SchDoc	Drawn By: